Due to the large surface-to-volume ratio of nanowires, the quality of nanowire-insulator interfaces as well as the nanowire surface characteristics significantly influence the electrical characteristics of nanowire transistors (NWTs). To improve the electrical characteristics by doping or post-processing, it is important to evaluate the interface characteristics and stability of NWTs. In this study, we have synthesized ZnSnO (ZTO) nanowires using the chemical vapor deposition method, characterized the composition of ZTO nanowires using x-ray photoelectron spectroscopy, and fabricated ZTO NWTs. We have characterized the current-voltage characteristics and low-frequency noise of ZTO NWTs in order to investigate the effects of interface states on subthreshold slope (SS) and the noise before and after N 2 plasma treatments. The as-fabricated device exhibited a SS of 0.29 V/dec and Hooge parameter of ∼1.20 × 10 −2 . Upon N 2 plasma treatment with N 2 gas flow rate of 40 sccm (20 sccm), the SS improved to 0.12 V/dec (0.21 V/dec) and the Hooge parameter decreased to ∼4.99 × 10 −3 (8.14 × 10 −3 ). The interface trap densities inferred from both SS and low-frequency noise decrease upon plasma treatment, with the highest flow rate yielding the smallest trap density. These results demonstrate that the N 2 plasma treatment decreases the interface trap states and defects on ZTO nanowires, thereby enabling the fabrication of high-quality nanowire interfaces.
Introduction
Due to several advantages of nanowires such as transparency, flexibility, low operating voltages, and low fabrication temperatures, various studies have considered their applications to the development of various electronic, display, thermoelectric, environmental, and sensor devices [1] [2] [3] [4] . The scope of nanowire transistor (NWT) integration in semiconductor complementary metal-oxide-semiconductor (CMOS) circuits is also increasing along with the high demand for device downscaling. In particular, many studies have been conducted on the development of NWTs and circuits using wide band-gap semiconducting oxides such as ZnO, SnO 2 , In 2 O 3 , and Zn 2 SnO 4 for applications including memory and displays [5] [6] [7] [8] [9] . However, in order to apply nanowires to practical and commercial devices, it is important to prioritize the optimization of the different characteristics required for various applications. For applications that require high performance, high current along with large mobility is essential. For low-power applications, low static power consumption at zero bias by achieving low off-current and steep subthreshold slope (SS) accompanied by threshold voltage (V th ) engineering is of great interest. For low-noise applications such as analog/mixed-signal circuits, low signalto-noise ratio is essential for reliable device operation. Due to the large surface-to-volume ratio of the nanowires, nanowire surface characteristics and nanowire-insulator interfaces are known to significantly influence the electrical characteristics of NWTs, which could potentially result in fluctuation of the device performance metrics such as SS, V th , on/off current ratio (I on /I off ), field effect mobility (µ eff ), and noise [10] [11] [12] [13] . Hence, in order to achieve robust and stable device operation and improve the electrical characteristics of nanowires, it is important to evaluate and optimize the nanowire surface characteristics. Numerous studies have been performed to optimize the optical, chemical, and electrical characteristics of nanowires. Some studies have been conducted on controlling the characteristics by changing the nanowire growth temperatures and controlling the characteristics of grown nanowires through gas treatments, thermal annealing, or plasma treatments [14] [15] [16] [17] . Other studies have focused on controlling the characteristics by changing the nanowire material through the doping of metals or rare-earth materials [18] [19] [20] . For instance, the electrical characteristics of ZnO nanowires-a representative oxide semiconductor-have been improved by Ni, Ga, and Sn doping [21] [22] [23] . Doping material or gas/plasma treatments influence the defects, such as oxygen vacancies, along with fixed charges and interface trap densities on the oxide nanowire surfaces. However, such nanowire transistors after optimization still exhibit large SS and low µ eff showing that there is much room for improvement.
Low-frequency (1/f , flicker) noise has traditionally been utilized as a qualitative and a semi-quantitative measure of the origin of the noise, and a reliability indicator for semiconductor devices. The use of 1/f noise as a defect characterization method has become more popular in recent years, since 1/f noise is more sensitive to traps and defects in highly scaled devices such as nanotube-or nanowire-based field effect transistors (FETs) where scattering from surface states is enhanced [24] . The 1/f noise that originates from the trapping and detrapping of carriers at the channel, oxide, and their interface, provides significant information regarding the densities of the interface (surface) states in nanoscale devices [25] [26] [27] [28] . The reported Hooge parameters (α H ) for non-Si nanowire transistors to date, however, are far higher than the ITRS 45 nm technology node requirement (α H ∼ 2.0 × 10 −4 ) indicating that further improvement in the interface quality is essential in order to achieve nanowire transistors that can be applied to commercial digital and analog circuits [11, 12, 40] . In this research, we synthesized ZnSnO (ZTO) nanowires using chemical vapor deposition (CVD), and then characterized the composition of ZTO nanowires using x-ray photoelectron spectroscopy (XPS). We then fabricated ZTO NWTs and investigated the changes in their characteristics during the N 2 plasma treatment. We have examined the quality of the device interfaces in ZTO NWTs before and after the N 2 plasma treatment using the SS characteristics and 1/f noise measurements. This reveals that the N 2 plasma-treated ZTO NWTs show excellent device performance suitable for high-performance (high µ eff ), low-power (low SS, V th near zero), and low-noise (low α H ) applications. 
Experimental section

Synthesis of ZTO nanowires
The ZTO nanowires used in the fabrication process were grown by CVD method in a two-temperature-zone furnace that enabled us to adjust the source and substrate temperatures separately. We placed the combination of ZnO (99.999%, 0.6 g) and SnO (99.99%, 0.0149 g) in the source zone and located the SiO 2 /Si wafer uniformly coated with catalyst particles (gold nanoparticles, diameter: 20 nm) in the substrate zone. We then increased the temperature to 1090 • C in the source zone and to 720 • C in the substrate zone to facilitate the nanowire growth. Figure 1(a) shows the field emission scanning electron microscope (FE-SEM) image of the grown ZTO nanowires. The ZTO nanowires exhibited uniform growth throughout the substrate and their average diameter and length were ∼60 nm and ∼5 µm, respectively.
Fabrication of ZTO NWTs
For the fabrication of the ZTO NWTs, we employed a separate SiO 2 /Si substrate and performed the following processes: bottom gate electrode formation, gate-dielectric layer formation, gate contact hole etching, nanowire dispersion, and source/drain electrode formation. First, the bottom gate electrode was formed by indium tin oxide (ITO, 100 nm) sputtering, and photolithographic patterning. Subsequently, a 30-nm-thick Al 2 O 3 gate dielectric film was deposited by atomic layer deposition (ALD). The Al 2 O 3 layer was removed selectively at the gate electrode pad area in order to apply voltages to the gate electrode. After separating the ZTO nanowires from the growth substrate in isopropyl alcohol solution by ultrasonication, the nanowires were dispersed on the device substrate. As the last step, source-drain electrodes were formed by sputtering Al (thickness of 100 nm) and subsequent photolithographic patterning. Figure 1 (b) shows the schematic diagram of the ZTO NWT and a representative FE-SEM image of the nanowire channel region. The channel length and diameter of the representative device were ∼2 µm and 60 nm respectively.
Functionalization and characterization of ZTO NWTs
We performed two types of N 2 plasma treatments for the fabricated devices. Regarding the conditions of the N 2 plasma treatment, the N 2 flow rate was divided into two different conditions-20 and 40 sccm-but the remaining conditions remained consistent at a bias power of 50 W, pressure of 200 mTorr, and exposure time of 60 s. In order to analyze the results, the 1/f noise characteristics of the as-fabricated and the plasma-treated devices were measured using a SR 570 low-noise current pre-amplifier and a HP 3561A dynamic signal analyzer.
Results and discussion
X-ray photoelectron spectroscopy (XPS) was employed to observe the chemical structure of the ZTO nanowires before and after N 2 plasma treatment with varied N 2 gas flow rate of 20 and 40 sccm. Figure 2 shows the Zn 2p, Sn 3d and N 1s core-level spectra of ZTO nanowires before and after N 2 plasma treatment (20 and 40 sccm). As shown in figure 2(a) , the binding energies of Zn 2p 1/2 and Zn 2p 3/2 were observed at 1044.58 and 1021.38 eV prior to N 2 plasma treatment. Following N 2 plasma treatment, the binding energies of Zn 2p 1/2 and Zn 2p 3/2 exhibit slight shifts towards the higher energy level by ∼0.1 eV (20 sccm) and ∼0.2 eV (40 sccm), respectively. Such slight shifts in binding energies can be attributed to the change of surface states and the increased number of oxygen vacancies at the nanowire surface which is also consistent with previous literature [29, 30] . The binding energies of Sn 3d 3/2 and Sn 3d 5/2 peaks were seen at 494.68 and 486.28 eV before N 2 plasma treatment ( figure 2(b) ). As shown in the inset of figure 2(b), after N 2 plasma treatment, the binding energies of Sn 3d 3/2 and Sn 3d 5/2 peaks showed slight shifts towards higher energy level by ∼0.1 eV (Sn 3d 5/2 ) and ∼0.2 eV (Sn 3d 3/2 ) [31, 32] . On the other hand, the fine spectra of N 1s did not show any distinct peaks over 6 . Here, µ eff was extracted using the MOSFET model at small
, where L ch ∼ 2 µm is the channel length, and C i is the gate-to-channel capacitance. The gate-to-channel capacitance is determined from the cylinder-on-plate model
, where k eff ∼ 9 is the effective dielectric constant of Al 2 O 3 ; t ox ∼ 30 nm, oxide thickness; and r nw ∼ 30 nm, the nanowire radius. Figure 3 8 , and I on = 4.1 µA (V ds = 4 V and (V gs -V th ) = 1.9 V). Note that the performance characteristics of ZTO NWTs following N 2 plasma treatment did not show significant changes under repeated measurement for seven days at room temperature in ambient air. In summary, upon N 2 plasma treatment with increased N 2 gas flow rate from 20 to 40 sccm, the device performance metrics of ZTO NWTs were improved in terms of SS, µ eff , I on /I off , I on , along with positive shift in V th .
In order to investigate the effect of N 2 plasma treatment on the interface quality of ZTO NWTs, the 1/f noise was measured for ZTO NWTs before and after the N 2 plasma treatment with different N 2 flow rates of 20 and 40 sccm. According to Hooge's empirical model, low-frequency noise is often characterized by the relationship
where S I is the drain current noise spectrum; I ds , the drain current; A, the noise amplitude; α H , Hooge parameter; N, the total number of carriers in the nanowire channel; f , the frequency; and η, the frequency exponent (ideally 1) [25, 26] . In the device on-region, where V gs > V th , the equilibrium charge in the channel can be re-written as
where q is the electronic charge. Combining equations (1) and (2), the current noise spectrum from the channel at the on-region can be expressed as
where
i . Figure 4 (a) shows the normalized current noise spectral density (S I /I 2 ds ) versus frequency (ranging from 1 Hz to 1.6 kHz) plot of ZTO NWTs prior to and following N 2 plasma treatment at (V gs -V th ) = 1.5 V. The frequency exponent η is obtained as 0.96-0.99, i.e., close to unity, from the linear fit of the spectrum. Note that η being approximately unity indicates that slow and fast traps are evenly distributed [33] . As shown in figure 4(a) , S I /I 2 ds of the ZTO NWTs following N 2 plasma treatment with flow rates of 40 sccm (20 sccm) are reduced by 65% (41%) from that of the as-fabricated ZTO NWTs, respectively.
The 1/f noise in nanowire/nanotube-based transistors, which generally utilize metal source-drain electrodes similar to SB-FETs, may stem from (i) the excess noise in the metal-semiconductor Schottky barrier accompanying the generation-recombination noise in the space charge region, and/or (ii) electron trapping-detrapping events at the channel-to-dielectric interface, leading to carrier number fluctuations in the channel [12, 34] . In order to investigate the source of the noise in the fabricated ZTO NWTs, the current noise spectrum normalized by the drain current (S I /I 2 ds ) versus (V gs -V th ) for ZTO NWTs before and after N 2 plasma treatment is plotted in figure 4(b) . Note that the measured S I /I 2 ds decreases non-linearly under the given range of (V gs -V th ) for all cases. From the curve fitting of S I /I 2 ds = β(V gs − V th ) m (solid curves) for each case (symbol), m values of −1.04 and −1.12 (−0.96) are obtained for ZTO NWTs before and after N 2 plasma treatment with flow rate of 40 (20) sccm, respectively. Such proportionality (m near −1) between S I /I 2 ds and (V gs -V th ) has often been observed in FETs using carbon nanotubes and SnO 2 nanowires as the channel material [11, 27] . In studies of 1/f noise in the on-region of ZnO NWTs, m = −1 behavior is observed at low (V gs -V th ) values, but m = 0 is observed when (V gs -V th ) is very high (extreme on-region) [35] . It has also been reported that S I /I 2 ds in MODFETs and InAs NWTs exhibits different V m gs dependences (m values of −1, −3, 0, and +2) depending on whether the contacts or channel dominate the noise and resistance, where m equals −1 (0) when the channel (contact) dominates both noise and resistance [36, 37] . As the S I /I 2 ds in our ZTO NWTs show m = −1 behavior with no sign of a m = 0 region, the channel appears to dominate both the noise and resistance throughout the measured V gs range. Furthermore, the low-field channel conductance (G ch ), which is directly measured from the slope of I ds -V ds curves (figure 3) at low V ds , increases approximately linearly with V gs from V th without saturation due to contact resistance (R sb ) limit, indicating that the channel resistance is dominating the overall resistance in the measured V gs range. Note that α H can be extracted from equation (3) [11, 12, 40, 45] . Although the nanowires exhibit high surface-to-volume ratios, α H value obtained from the N 2 plasma-treated ZTO NWTs (40 sccm) are comparable to or lower than that of the CMOS FETs developed using metal gate and high-k gate dielectric [38, 39] . Furthermore, the α H ∼ 4.99 × 10 −3 for ZTO NWT is among the lowest value reported in oxide-based TFTs and NWTs as shown in figure 5. Note that the α H obtained from the N 2 plasma-treated ZTO NWT (40 sccm) is nearly one order of magnitude lower than the previously reported Hooge's parameter values extracted from oxide-based (ZnO, In 2 O 3 , and SnO 2 ) NWTs [11, 12, 40] . Although our measurements were performed in air, the α H ∼ 4.99 × 10 −3 for ZTO NWT is comparable to the value previously reported for ZnO NWTs measured in ultrahigh vacuum; 2-4 times higher values are typically observed for measurements in oxygen ambient [35] .
The decrease in S I /I 2 ds (and α H ) and improvement of the device performance upon N 2 plasma treatment is known to be attributed to the decrease of interface trap density and the reduction of surface scattering at the nanowire channel region [36, 37] . Note that as the plasma treatment is performed after the source-drain metallization, the metal-to-nanowire contact is expected to be shielded from the effects of the plasma, although the band-bending near the contacts may change. It has been reported in previous literature that plasma treatment removes surface organic layers and contaminants, increasing the adhesion between layers and improving the interface quality [41, 42] . To investigate the shift in the interface trap densities (Q IT ) upon N 2 plasma treatment, we calculated the Q IT from the measured 1/f noise amplitude and SS. When carrier number fluctuation is the dominant mechanism in 1/f noise, S I /I 2 ds can be expressed as
from the unified model for flicker noise reported by Hung et al [43] . Here, k is the Boltzmann constant, T the temperature, N IT (E F ) the interface trap density at the Fermi level (E F ) (in units of cm −3 eV −1 ), and γ = 4π √ 2m * TB /h the attenuation coefficient of the electron wavefunction in the oxide where h is the Planck's constant, m * is the effective mass of the carrier in oxide, and TB is the tunneling barrier height seen by the carriers at the interface [43] . From equation (4) While 1/f noise is well known to provide information about the Q IT near the Fermi level, SS is more related to the Q IT in the subthreshold region [43] . The SS can be calculated from the equation [44] SS = (ln 10)
In fully depleted nanowires, C dep , the depletion-layer capacitance is negligible, while C IT = q 2 Q IT , the interface trap capacitance, and C ox , the oxide capacitance (in units of F cm −2 ), play a major role in determining the SS values. From equation (5) (20) sccm N 2 plasma-treated devices, respectively (figure 6). We have reported that in the case of back-gated devices where the cylindrical nanowires are placed on top of a large plane of gate dielectric, the Q IT extracted from 1/f noise spectrum is closely related to the traps located at the nanowire-to-dielectric interface, while Q IT from SS is more related to the quality of the nanowire surface exposed to ambient [45] . Note that the Q IT values extracted from both 1/f noise and SS decreased upon N 2 plasma treatment with increased N 2 gas flow rate, indicating that the decreased SS, lowered noise power and lowered α H upon plasma treatment is presumably related to the improvement in the quality of the nanowire surface as well as the interface at the nanowire-to-dielectric. Therefore, the decreased Q IT upon plasma treatment is expected to reduce the surface scattering and improve the ZTO NWT performance in terms of SS, µ eff , I on , I on /I off and V th . Also, the slight increase of oxygen vacancies, donor-like traps, after N 2 plasma exposure (evidenced from the XPS data) further increases the conductivity of the nanowire and hence increases I on [3, 14, 45] .
Conclusions
In summary, the interface quality of high-performance ZTO NWTs after the N 2 plasma treatment was investigated by the current-voltage characteristics and 1/f noise as a function of gate bias. The N 2 plasma treatment was employed in order to reduce the interface state densities, to improve the device performance metrics in terms of SS, µ eff , I on /I off , and I on , and to achieve low-noise densities. The S I /I 2 ds values of the N 2 plasma-treated ZTO NWTs with N 2 flow rates of 20 and 40 sccm were 41% and 65% less than that of as-fabricated ZTO NWTs. The low α H value of ∼4.99 × 10 −3 for the N 2 plasma-treated (40 sccm) ZTO NWTs indicated that the ZTO nanowire interface had higher quality than the as-fabricated ZTO nanowire interface. These results suggest opportunities for the fabrication of robust and high-quality ZTO NWTs that can be applied to low-power, high-performance, and low-noise nano-electronic devices.
